Double Precision Integer Divider Using Multiplier
نویسندگان
چکیده
منابع مشابه
New Multiplier/Divider Using a Single Cdba
A new multiplier-divider circuit using a single Current Differencing Buffered Amplifier (CDBA) and only six MOSFETs has been presented. The proposed circuit has the advantage of simultaneously realizing a multiplier and divider without changing the circuit topology. The basic functions of the proposed circuit have been verified through PSPICE simulations using a CMOS CDBA and NMOS transistors w...
متن کاملA Multiplier with Low Jitter Using Multi-phase Clock Divider
In this paper, we propose the multiplier using the multi-phase clock divider design to realize the high-speed return from the system stand-by state in system operating state, and to reduce a time difference jitter of the output signal. The steady time difference jitter of the proposed multiplier becomes the 1 phase difference of the multi-phase clock by using the 1 + 1/k divider. It can also ob...
متن کاملA Cmos Current-mode Multiplier/divider Circuit
Combination of A/D-D/A converters allows implementing multiplier/divider operations. An efficient design based on continuous-time, current-mode, dividing-algorithmic converters is presented in this paper. It offers high speed and capability of low voltage operation, and it is suitable for applications of low or middle resolution (below 9 bits). In addition, the division result is given in both ...
متن کاملUltra Low Voltage Current Multiplier/divider
In this paper we are presenting novel current multiplier/divider circuits utilizing the power of FGUVMOS transistors. Even for ultra low supply voltages a proper operation is achieved with threshold shifting using post-fab. tuning. Measured results are provided of a multiplier working over a large magnitude in current at 0.7V power supply.
متن کاملVLSI Implementation of Double-Precision Floating-Point Multiplier Using Karatsuba Technique
The double-precision floating-point arithmetic, specifically multiplication, is a widely used arithmetic operation for many scientific and signal processing applications. In general, the double-precision floating-point multiplier requires a large 53 × 53 mantissa multiplication in order to get the final result. This mantissa multiplication exists as a limit on both area and performance bounds o...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: The Journal of the Korean Institute of Information and Communication Engineering
سال: 2010
ISSN: 2234-4772
DOI: 10.6109/jkiice.2010.14.3.637